Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

eliminate input offset

Status
Not open for further replies.

surianova

Advanced Member level 1
Joined
Sep 1, 2004
Messages
411
Helped
30
Reputation
60
Reaction score
8
Trophy points
1,298
Location
ASIA
Activity points
3,266
eliminating input offset

hi all!

My bandgap opamp got ard 3 mv offset. And i use it for ADC with resolution of 7 mv. Do you think i need to have input offset cancellation to eliminate the input offset by using switch capacitor technique. Any disadvantage by using this technique as need to use clock and it will introduce noise to the bandgap?
 

a pipelined ADC doesnt mind a offset of Vref/4 but even for that application the offset you have a large one.... so i think you need offset cancellation....
 

I think it's not so difficult to control the OPAMP's OS less than 2mV
in the BGR.
BGR doesn't need very high BandWidth.So the device used in BGR can be a little large to reduce the os.
But it depends on process.
 

i don't think youy need offset cancellation the offset is less than lsb in worst caes the output will be shifted up one lsb
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top