Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Effect of ESD on chip

Status
Not open for further replies.

rdk28

Newbie level 4
Joined
Feb 21, 2014
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
38
Hello all,

How exactly electro-static discharge (ESD) affects the chip design? How to take care of it?
 

As from the definition of ESD you can understand that uncontrollable current flows between source and drain which only stops when transistor breakdown happens . So that means ESD can destroy your whole chip.
This ESD is also known as Latchup.
so to overcome this we add filler cells which make the n-well continuous this means we get a continuous voltage inside our chip. and also it IO pads we include ESD protection circuit to take care of it.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top