effect of ADC clock frequency on its linearity

Status
Not open for further replies.
A

ansonyeap

Member level 2
Joined
Oct 29, 2009
Messages
46
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,668
Hello.

Recently I testing an ADC IC. I vary the frequency of the ADC clock frequency and measure the DNL performance. what I notice is that the ADC clock frequency does have significant effect on the DNL performance. I try to find out the explanation behind this but I still cannot solve it.....

Can any one help me with this or maybe suggest where can i get the information related to this. thank you in advance
 

There's always a max. clock frequency, with which the input signal can be sampled and processed. Above this frequency, the converter cannot sample and process the input signal with the necessary accuracy to guarantee the desired resolution. Quite a lot of ADC-internal circuits are responsible for, i.e. determine this max. clock frequency.

Perhaps the PDF below will make this clearer?
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…