Duty cycle correction.

Status
Not open for further replies.

vlsi_freak

Full Member level 2
Joined
Sep 3, 2007
Messages
127
Helped
14
Reputation
28
Reaction score
8
Trophy points
1,298
Activity points
2,041
Hi..

I have a block whose input frequency is 100 Mhz. Now the same signal is taking out from the block, but its duty cycle is changed to 40 %.

Now, i suppose i am changing my input to 200 Mhz, will there be any chane in the duty cycle. If so how can we calculate the duty cycle variation.

Heard like this is a famous interview questio,,

Awaiting your response.

Thanks
 

30%,the duty cyle is 30%
 

Tukken .. cud u please explain it??

I m thinking what kind of circuit that it will be??
correct me if i m wrong!!
i m having few ckts in my mind!!
1)whenever there is +ve edge then it generate a pulse of the above period.. for this kind of ckt duty cycle will be more than 50%
2)Anding the clk with the delayed clock!
for this scenario, duty cycle will be reduced by the delayed version... so, duty cyle will be less than 40% for 200MHz..
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…