Driving a Bidrectional Signal in Verilog Testbench

Status
Not open for further replies.
R

Renjith

Full Member level 3
Joined
Jan 3, 2005
Messages
173
Helped
15
Reputation
30
Reaction score
6
Trophy points
1,298
Location
India
Activity points
1,710
Hi,
How to write the verilog testbench to drive a value to a bidirectional port.
Can someone suggest a simple example.

assuming a module has a bidirectional bus, clk,enable, RW

Thanks in advance

Renjith
 

I'm not using Verilog for testbenches, so I can't give an example. (I assume, Verilog textbooks do). But it's rather simple, you can drive either 0,1 or Z to each bit of the bus, as in a hardware test.
 

you can use the "trireg",and maybe the link below can help you!
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…