Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
There's a reason DRC is called Design Rules Check is because if you violated the design rules you run the risk of having a design that: works by luck, works intermittently, or fails to work. Take your pick.
Isn't this something that should be brought up with the ASIC lead on the project instead of as a post on edaboard? Or is the designated ASIC lead on the project not really an experienced senior level ASIC engineer (i.e. decades of experience)?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
