Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

drain source voltage of a P-MOS transistor

Status
Not open for further replies.
H

hannover90

Member level 4
Joined
Dec 8, 2009
Messages
70
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Germany
Activity points
1,784
Hello,

the drain source voltage of a P-MOS transistor in my circuit is not stable.

I want to keep it in saturation area.

The only way that I know to use a diode between drain and source. But I can not use any diode in my circuit.

Has anyone an idea?

Thanks in advance,

Sarah
 

increase the Vgs so that it reamain in saturation. the voltage at gate should be close to VDD
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top