Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Drain (or Collector) efficiency is the ratio of output RF power to input DC power, both measured at the chip level (de-embedding bond wire or other terminal DC resistance).
Generally drain efficiency is slightly better than overall efficiency, and is used to characterize the transistor at chip/die level.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
