Doubt in system verilog

[deepu_s_s]

Hi friends,

I didnt understand the concept of Unions in SV. Pls tell me any1 how unions are useful in system verilog. what are the difference between unions and structures? what are tagged unions.

and also what is the difference between packed structures and unpacked structures.


Thanks and regards
Deepak

 

[nan_ishan]

i CAN HELP U WITH DIFFERENCE OF UNION AND STRUCTURE:




wHEN U DECLARE VARIABLES IN A UNION ,THE MEMORY ALLOCATED TO A UNION IS OF THE SIZE OF MAXIMUM SIZE OF THE VARIABLE IN THE UNION AND NOT THE SUM OF THE SIZES OF VARIABLES....

Wheras in structure,the total memory allocated is the sum of the sizes of the variables....

Suppose u declare three variables of 2byte, 4byte ,and 8byte in union the memory allocated to union is of 8byte


u declare three variables of 2byte, 4byte ,and 8byte in Structure the memory allocated to structure is of 14byte.....

 

[deepu_s_s]

hi nan,
suppose i declared 3 variables of different sizes..
var1 or 2 bytes
var2 of 4 bytes
var3 of 8 bytes.
According to above answer, are values of var1 and var2 are lost ?

 

[walid farid]

Hi,
1st about unions.....

suppose

a. Unpacked Union --->

module top();
typedef union {int a; bit b;} union1;
union1 a;

initial
begin
a.x = 1; // at time=0 x=1 and b=1
#2 a.x = 2; // at time=2 x=2 and b=0 because b points at x[0]
end

b. Packed Union --->
all the elements have to be of the same width or you will get an error :
#Packed union fields must all be the same width

 

[rakesh448]

1.Unions when declared as packed are synthesizable and unpacked are not
synthesizble.

2. Packed Unions memory allocation is contiguous bits where as unpacked does
not have any order of memory allocation of there variables
3. Packed Unions allows part select and bit select where as unpacked doesn't

 

[ljxpjpjljx]

union share the memory space while the struct has independant memory!

 

[satishkumar]

visit www.testbench.in