Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

doesn't ISE6.2 support include file????????? how to set it??

Status
Not open for further replies.

gauz

Junior Member level 3
Joined
Jul 18, 2005
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,537
I set up a new project and load my design files in verilog, but ise could not read the included file in which there are many macro difinition, is there any setting in ise? how to set it???
thanks in advance!
 

Re: doesn't ISE6.2 support include file????????? how to set

Hi,

You have to add that file also to the project. If suppose it is netlist then, specify the macro path in the Implementations properties.

Regards
vs21
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top