gauz
Junior Member level 3
I set up a new project and load my design files in verilog, but ise could not read the included file in which there are many macro difinition, is there any setting in ise? how to set it???
thanks in advance!
thanks in advance!