Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Does the CPU see virtual or physical address, when it works on Data

Status
Not open for further replies.

whitchurch85

Junior Member level 2
Joined
Mar 9, 2010
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
US/India
Activity points
1,430
I know we have a page table to convert virtual address to real physical address.

Now we have a CPU executing instructctions and reading and writing data into memory.

This Data can be in Caches, or in main memory.

What address does the CPU see when it writes into Caches or Main memory. Does it see the virtual address space or does it see the physical address space?

IF the CPU works with virtual addresses, then the TLB or page table has to translate to the physical address for every read or write by CPU to the Cache. So whenever there is a Cache read/ write by the CPU we have the TLB working to convert the virtual address to physical address.

IS this what is happening in the computer during reads and writes into Cache or Main memory?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top