Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Does Monostable pulse stay HIGH whilst input pulse is HIGH?

Status
Not open for further replies.

cupoftea

Advanced Member level 5
Joined
Jun 13, 2021
Messages
2,499
Helped
53
Reputation
106
Reaction score
108
Trophy points
63
Activity points
13,015
Hi,
Please can you confirm that with CD74HC123 Monostable IC….

If R = 180R, C=2n2
And
If !(1A) is LOW and !(1R) is HIGH..

..Then, if 1B is taken high for 1000ns, then Q will go HIGH for 396ns (R x C), then go LOW

That is, Q will not be kept HIGH by the 1B pulse being high for 1us?

CD74HC123 Monostable IC datasheet:-

Also, if one of the monostables on a chip isnt used, would you agree, the CX and CXRX pins need grounding?
--- Updated ---

Sorry, here is the correct datasheet
CD74HC123
 
Last edited:

A "retriggerable" monostable will stay high (triggered)
as long as the input is high. Whether, if that exceeds
timeout, the timeout then happens or was "buried",
you'd have to squint real close at the DS.

non-retriggerable ones work off the leading edge
and need the trigger to go low, to get another LH
trigger event.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top