Non AMP

Does anyguy have idea about Multi-ICE's SCH?

Thread starter Harrylhq
Start date Jun 29, 2003

Status: Not open for further replies.

Jun 29, 2003

#1

H

Harrylhq

Junior Member level 2

Does anyone can post Multi-ICE's SCH and PCB or any other files?

3ks!

Jul 2, 2003

#2

A

allegro

Member level 1

The main logic resident in a XC4010E.

Status: Not open for further replies.

Similar threads

X
Still have problem with understanding `include in Verilog
- Started by Xenon02
- Oct 2, 2023
- Replies: 8
PLD, SPLD, GAL, CPLD, FPGA Design
Z
What does this error mean when trying to Optimize a PLD design?
- Started by Zag4cpld
- Jun 5, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
X
How does "include" work in Verilog?
- Started by Xenon02
- Nov 19, 2022
- Replies: 8
PLD, SPLD, GAL, CPLD, FPGA Design
Have a timing problem with source synchronous DDR interface
- Started by ILIA KALISTRU
- Oct 8, 2022
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
A question about AD7893
- Started by fenglei
- Jan 13, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design