Non AMP

Divide by 1.5 counter

Thread starter kumar_eee
Start date Dec 15, 2005

Status: Not open for further replies.

Dec 15, 2005

#1

K

kumar_eee

Advanced Member level 3

How to implemnt a Divide by 1.5 Counter with 50% duty cycle...

Dec 16, 2005

#2

Fom

Advanced Member level 2

You can find example here:
**broken link removed**

Dec 16, 2005

#3

omara007

Advanced Member level 4

kumar_eee said:
How to implemnt a Divide by 1.5 Counter with 50% duty cycle...

this document :

exactly addresses what you want, with some more details that can be helpful for clock division ..

Status: Not open for further replies.

Similar threads

B
DE10-Standard reading states of switches by HPS
- Started by Bruno812
- Nov 21, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
Error when trying to refer to components generated by "for .. generate" loop VHDL
- Started by FlyingDutch
- Jul 16, 2023
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design
K
LPDDR4 RAM speed reduced by half when boards are separated
- Started by kakiitek
- Apr 23, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
N
Frequency Divider from Counter module - verilog
- Started by natdon11
- Mar 11, 2022
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
S
[HELP] Looking for solution manual to Verilog Digital System Design by Navabi
- Started by seacow5487
- Apr 2, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design