Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

disordered ring counter

Status
Not open for further replies.

hnml

Newbie level 3
Newbie level 3
Joined
Jun 5, 2014
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
23
Hi,

I have enclosed two diagrams produced in proteus. One of them counts 0 to 7 and then 0 to 3 and this loop goes on. It runs correctly.

The other is supposed to count 0 to 7 and then 0 to 5 but it does not go on right. "Please help me correct it."

The final goal is to have a loop that counts 0 to 7 then 0 to 5 then 0 to 3 and then start over again. "Please kindly help me find the way to do it."

Thanks for your help in advance.
 

Attachments

  • question.zip
    29.8 KB · Views: 45

The bad asynchronous circuit must be expected to bring up all kinds of unpredicted behaviour. Also simulation results are likely different from real circuit behaviour.
 

Please kindly find the schematics as enclosed.

Well, the intention is the usage of the 7476 flipflops as disordered rign counter as described in the first post. I don't know what your point is about "bad asynchronous circuit". I'd be thankful if you kindly explain.
 

Attachments

  • countupto3.jpg
    countupto3.jpg
    380.7 KB · Views: 48
  • countupto5.jpg
    countupto5.jpg
    386.1 KB · Views: 39

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top