Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Disadvantage of downsizing

Status
Not open for further replies.

shweta.bphc

Newbie level 5
Joined
Feb 26, 2017
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
67
Hi,

I wanted to know what are the disadvantages of downsizing cells to fix hold violations? Other than setup timing might degrade. If there is enough setup margin then what are the disadvantages of downsizing?
 

you may get max_tran/max_cap violations.
 

for hold fixing down sizing is the correct way of doing it. this will safe power in the design because downsized cells have lower power. the down side is that they have more timing variation apart from max_tran violations.
 

for hold fixing down sizing is the correct way of doing it. this will safe power in the design because downsized cells have lower power. the down side is that they have more timing variation apart from max_tran violations.
but if we are downsizing in the same Vt then how will downsizing will reduce the power? Also what does timing variation mean here? Does this mean that its timing variation across the different corners is less?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top