Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

digital correction for cyclic adc

Status
Not open for further replies.

shamala

Newbie level 4
Joined
Nov 26, 2012
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,325
Hi
I am designing a cyclic adc 8 bit. I am using 1.5 bit stage. unlike pipeline adc there is no flash adc for the last stage, so,
that i can get digital corrected code by directly adding them.

So, I need a RSD to binary conveter

i have seen a RSD to binary converter in this paper

B. Ginetti, P.G.A. Jespers, and A. Vandemeulebroecke, “A CMOS 13-b cyclic RSD A/D converter”
IEEE Journal of Solid-State Circuits, vol. 27, pp. 957–964, July 1992
.

according to this paper considering 4bit for Vx(Vin) slightely greater than 0V (fullscale range Vref to -Vref,)
gives code 00000 in 2's compliment, which is not equal to 1000
 

A.jafari

Member level 1
Joined
Apr 9, 2011
Messages
34
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Iran
Activity points
1,491
Hi.
I read that file that you mentioned but a thing that you said is completely wrong.
to using 1.5 bit gain stage you need to have a 1 Bit flash ADC which compare the last output of your mdac with 0 voltage.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top