marziyehre
Newbie
Hi everyone,
I want to design a 2nd-order delta-sigma modulator for a Fractional-N divider. However, some parts are still confusing for me. This is a structure I want to use, however I do not know how it exactly works. Why should we have K+M and K-M at the input and when it happens?
I would appreciate any help.
I want to design a 2nd-order delta-sigma modulator for a Fractional-N divider. However, some parts are still confusing for me. This is a structure I want to use, however I do not know how it exactly works. Why should we have K+M and K-M at the input and when it happens?
I would appreciate any help.