Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Difference between power gating and clock gating?

Status
Not open for further replies.

mujju433

Full Member level 3
Joined
Jun 2, 2007
Messages
174
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,298
Activity points
2,293
Can anyone explain me wt is the difference between clock gating and power gating?
 

ubna

Advanced Member level 4
Joined
Jul 25, 2007
Messages
112
Helped
14
Reputation
28
Reaction score
5
Trophy points
1,298
Location
India
Activity points
1,819
Re: difference between power gating and clock gating

Power Gating:In a processor chip, certain areas of the chip will be idle and will be activated only for certain operations. But these areas(cmos) are still provided with power for biasing. The power gating limits this unnecessary power being wasted by shutting down power for that area and resuming whenever needed.

Clock Gating: clock gating limits the clock from being given to every register or flops in the processor.In clock gating the gated areas will still be provided with bias power.
 

mr_vasanth

Member level 5
Joined
Mar 12, 2007
Messages
86
Helped
5
Reputation
10
Reaction score
6
Trophy points
1,288
Location
Bangalore, India, India
Activity points
1,904
Re: difference between power gating and clock gating

Power gating is used for reducing LEAKAGE POWER by switching off power supply to the non operational power domain of the chip during certain mode of operation. Header and footer switches, isolation cells and state retention flip flips (SRFFs) are used for implementing power gating.

Clock gating is used for reducing DYNAMIC POWER by controlling switching activities on the clock path. Generally Gate or Latch or FF based clock gating cells are used for implementing clock gating.
 
Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top