Non AMP

difference beetween bench & verilog format?

Thread starter shirin_re
Start date Jul 17, 2012

Status: Not open for further replies.

Jul 17, 2012

#1

S

shirin_re

Newbie level 3

Hi
Would you please tell me the difference between bench and verilog format in ISCAS'89 benchmarks?

Status: Not open for further replies.

Similar threads

R
How can I obtain an AST(Abstract Syntax Tree) format, from a given Verilog file by using the Slang tool?
- Started by rachee_
- Oct 27, 2023
- Replies: 0
ASIC Design Methodologies and Tools (Digital)
M
Verilog/VHDL Verification Assistant
- Started by MrCiffa
- Mar 24, 2024
- Replies: 9
ASIC Design Methodologies and Tools (Digital)
B
[SOLVED] Signal coming as undefined in verilog behavioral simulation
- Started by bongosontan
- Mar 25, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
J
question on power analysis, after synthesize the verilog RTL model
- Started by jj00510
- Apr 18, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
D
verilog/sv parser for instance signal connections
- Started by davidpeng2023
- Dec 1, 2023
- Replies: 1
ASIC Design Methodologies and Tools (Digital)