[DFT] IDDQ Testing Fault Coverage

Status
Not open for further replies.
M

maulin sheth

Advanced Member level 2
Joined
Oct 24, 2010
Messages
502
Helped
90
Reputation
179
Reaction score
90
Trophy points
1,318
Location
Bangalore, India
Activity points
4,161
Hello all,

Why the fault coverage is high for the IDDQ Testing with less no of patterns?

Thanks & Regards,
Maulin Sheth
 

The IDDQ target is to cover maximum no of states for each logic gate in given design. we no need to observe any fault outside.
Hence is just a toggle profile. due to these reasons the IDDQ coverage is high with lesser patterns.
 

rameshsuthapalli said:
The IDDQ target is to cover maximum no of states for each logic gate in given design. we no need to observe any fault outside.
Hence is just a toggle profile. due to these reasons the IDDQ coverage is high with lesser patterns.
Click to expand...

Thanks for Reply.
But I am thinking that We have only 1 observe point. and that is ground or may be Power Supply current.
So is it true that we have only 1 current measure point i.e. Ground/VDD?
Pl correct me if anything wrong.
If only 1 current measuring pont thn we can detect only single fault with the single pattern.
Is it also true or not?
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…