"device level" and "circuit level" in VL

Status
Not open for further replies.

wwang517

Newbie level 4
Joined
Jun 11, 2009
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,335
What is the different between "device level" and "circuit level" in VLSI design? I am not sure about the accurate meaning of the two terminologies.
 

Re: "device level" and "circuit level" i

device level - nmos or pmos level simulations. eg. a guy doing Ion , Ioff plot
simulations, I-V curve simulations , etc ...

circuit level - person who designs circuits like connecting nmos/pmos's to form
a nand gate, xor gate, dynamic gates , etc .., and then create
blocks ( like adder , srams, ...) and simulate them.
 

    wwang517

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…