Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Detracting factor applied for the common clock path

Status
Not open for further replies.

aditya1579

Member level 2
Member level 2
Joined
Jan 2, 2013
Messages
47
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Visit site
Activity points
1,624
All,

What derating factor do we apply for the common clock path between launch and capture clocks, when calculating CPPR or common path pessimism removal ?

And what is the reason ?

Aditya
 

I usually used 5% derating on data and clock, during PnR and STA. that gives more margin.
It s good to enable by default the CPPR, to removed the derating impact for the common part of the launch and capture paths.

- - - Updated - - -

Because for the common path, it could not be worst for the launch and debate for the capture path for the same analys.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top