I'm not sure what actually you want to find out. But latency is generally seen on full clock path (from source of clock {generally pll or pads} to clock end-point {flops or pads}) . So once you have full path you can just use up delays specified in libs and compute latency {should use PT for it}