Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Determining dead time in active clamp/synchronous rectifier

Status
Not open for further replies.

peatear

Newbie level 3
Newbie level 3
Joined
Feb 6, 2013
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,307
Hi,

I am trying to figure out the optimal dead time in a forward DC/DC converter using active clamp and synchronous rectifier. The circuit will run at a switching frequency of 600kHz.

I was just wondering if there is a general rule of thumb for determining the dead time or if there is an equation that will help me out. I want to know if there is a way to determine the most efficient dead time or does it not matter that much as long as it's between a certain range?

Thanks!
 

I'm not aware of any general rule of thumb. More practically, it comes down to tuning it for the circuit and design constraints at hand.

Of course, the most efficient dead time is zero, but the closer you get to zero the greater the likelihood of shoot-through. Typically shoot-through is extremely undesirable, so we take a conservative approach. How conservative is up to the particular design - how well controlled are the parameters of gate capacitance, gate charge current, gate discharge resistance and threshold voltage? How much variation over the operating temperature range must be tolerated? These are the kind of parameters which will determine how short you can set the dead-time.

The other side of the coin is the relative gain in efficiency you can achieve. With such a high switching frequency, small gains in dead time may well be significant. But it'll be a case of diminishing returns. Look at the percentage of time the circuit spends transitioning between the hard-on states. Is it worth trying to make it any shorter? Is doing so likely to cause shoot-through at some corner of the operating domain?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top