Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

determinig the configuration bits of the FPGA

Status
Not open for further replies.

salma shabayek

Junior Member level 1
Joined
Dec 13, 2008
Messages
17
Helped
4
Reputation
8
Reaction score
4
Trophy points
1,283
Activity points
1,404
Dear all,

I am having problems solving that question:
An FPGA has an array of 128 X 128 logic elements (LEs) like the one shown below,
each with five inputs and one output. There are 129 vertical and 129 horizontal
routing channels with four segmented wires (single length) and two long wires per
channel. Each wire in the routing channel can be connected to every input of the LE
on its right and the output of the LE on its left. When two routing channels intersect,
all possible connections between the intersecting wires can be made. How many
configuration bits are required for this FPGA?

Does any one knw how to solve this?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top