Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Designing on-chip PLL circuits seminar

Status
Not open for further replies.

uummcc

Member level 2
Joined
Jan 26, 2002
Messages
50
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
202
Designing on-chip PLL circuits seminar
 

leong

Newbie level 5
Joined
Jan 16, 2003
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
72
i need a detail guide for the pll design, implementation and analysis for high speed system synchronization and data recovery. if u do have such material, please upload. thanks.
 

dainis

Advanced Member level 4
Joined
May 15, 2001
Messages
1,126
Helped
53
Reputation
106
Reaction score
9
Trophy points
1,318
Activity points
9,271
This file is free available from:
h**p://w*w.icr.a-star.edu.sg/news/seminar/arch/PLL_seminar.pdf
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top