TerraDeux
Newbie level 2
What are the main current constraints in designing non planar IC's using the open source EDA tools available at the moment?
Although only a few foundries are taping out any type of 3d chips; the technology has been studied and experimented with for almost a decade.
Do we have to go through Cadence or similar to get anything useful done in non planar?
Although only a few foundries are taping out any type of 3d chips; the technology has been studied and experimented with for almost a decade.
Do we have to go through Cadence or similar to get anything useful done in non planar?