Designing an SDIO FPGA peripherial fully compatible with the specifications

Thread starter shaiko
Start date Sep 27, 2011

Status: Not open for further replies.

Sep 27, 2011

shaiko

Advanced Member level 5

Hello All,

I'm trying to learn about the SDIO protocol to design an SDIO FPGA peripherial in VHDL.
I started to read the "SDIO Card Simplified Specification, Part E1, v2.00".
The info in this file seems a little vauge and I don't understand it very well.

I want the peripherial to support ALL the features and be FULLY compatible with the standart.
Can someonle help me start?
What is the best source to learn from?

Status: Not open for further replies.

Similar threads

K
What's the difference between RAM and ROM with a coe files in Xilinx FPGA?
- Started by kevinwang65
- Mar 11, 2024
- Replies: 13
PLD, SPLD, GAL, CPLD, FPGA Design
Development FPGA board with Gowin chip
- Started by FlyingDutch
- Dec 10, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
R
problem of fpga
- Started by rllv24
- Mar 24, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
E
DSP slices in FPGA
- Started by engr_joni_ee
- Apr 3, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
F
[SOLVED] Lattice FPGA: issue solved after re-flashing the same binary
- Started by flote21
- Jan 6, 2024
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design

Designing an SDIO FPGA peripherial fully compatible with the specifications

shaiko

Advanced Member level 5

Similar threads

Privacy & Transparency

Privacy & Transparency