Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Design with multi-RAM under SMIC 130nm process

Status
Not open for further replies.
J

jeacky

Newbie level 4
Joined
Oct 22, 2008
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,311
hi,friends

at prsent, we have a ASIC project using SMIC 130nm process, the ciucuit have many RAM (NO.200 capacity.4K), someone can give some advice in FE and BE design considerations? thanks!

we carry out 130nm ASIC design firstly. Does the 130nm design and 180nm design have great difference in IC design? what is the difference between them in design procedure?



thanks alot!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top