Non AMP

DESIGN OF EDGE TRIGGERED FILP FLOP USING VIRTUOSO PLATFORM

Thread starter JYOTSNASAI
Start date Mar 10, 2009

Status: Not open for further replies.

Mar 10, 2009

#1

J

JYOTSNASAI

Newbie level 1

is it possible to design a flipflop(jk) which is edge triggered using cadence analog virtuoso platform?

Status: Not open for further replies.

Similar threads

N
Future of Analog IC design
- Started by newbie_hs
- Apr 23, 2024
- Replies: 4
Analog Integrated Circuit (IC) Design, Layout and more
L
IC design using Virtuoso
- Started by lifeislife
- Nov 8, 2022
- Replies: 4
Analog Integrated Circuit (IC) Design, Layout and more
TLIN (ADS) equivalent model in CADENCE VIRTUOSO
- Started by maria98
- Dec 30, 2023
- Replies: 3
Analog Integrated Circuit (IC) Design, Layout and more
R
How to speed up routing for big networks in virtuoso Layout GXL?
- Started by RuihW
- Mar 8, 2024
- Replies: 0
Analog Integrated Circuit (IC) Design, Layout and more
G
Cadence virtuoso bindkey for specific instance
- Started by goatmxj666
- Oct 25, 2023
- Replies: 1
Analog Integrated Circuit (IC) Design, Layout and more