Design entry in Xilinx CORE Genreator

Status
Not open for further replies.
J

Jack// ani

Advanced Member level 3
Joined
Dec 2, 2004
Messages
757
Helped
107
Reputation
222
Reaction score
58
Trophy points
1,308
Activity points
5,006
Hi guys,

I'll be using Verilog for my top-level design entry. Wanted to know if there are any pros/cons selecting the Design Entry option as VHDL, instead of Verilog, as show below:



I know both the cores Verilog or VHDL will be functionally the same, just curious...

Thanks
 

The RTL code of the core you build will be built in VHDL then. If you don't mind, and are able to do mixed language simulation and synthesis, then you can leave it as VHDL. But if all of the rest of your design is in Verilog, there's not much point.

r.b.
 

    J

    Jack// ani

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…