Design D Flip Flop at 40Gbps

Status
Not open for further replies.
K

KimPhan

Junior Member level 1
Joined
Jul 5, 2017
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
133
Hi everyone,
I need to design DFF at 40Gbps with high performance.
How can I do this? I search some article but it's performance is really not good.
Everybody knows it please help me.
Thank you so much.:thumbsup:
 

Which production process (structure size) do you have in mind? Supply voltage? Load impedance?
 

erikl said:
Which production process (structure size) do you have in mind? Supply voltage? Load impedance?
Click to expand...

Supply voltage is 2V, Data is 40Gbps and Clk is 10Gbps. I use the CMOS TSMC 130nm technology.
Thank for your help.:thumbsup::thumbsup::thumbsup:
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…