Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] design compiler timing report

Status
Not open for further replies.

mehran1367

Member level 3
Member level 3
Joined
May 7, 2013
Messages
65
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Visit site
Activity points
1,677
hi,

how can I create a timing report from all the paths between several inputs and one specific output?
I wan to have the delay of all fan-in in a text file.

plz help
 

i used

get_timing_paths -to U602/Y > report.txt

the content of the report.txt is

{path0}

I think the command must have other switches?

help

- - - Updated - - -

well,
i found that.

set mylist [all_inputs]

foreach_in_collection iter $mylist {
report_timing -from $iter -to U602/Y
} > t1.txt
 

It will give only one path. So use -nworst <> -max_paths <> switches to get the all other paths.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top