Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

design compiler < report cell >

Status
Not open for further replies.

mehran1367

Member level 3
Member level 3
Joined
May 7, 2013
Messages
65
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Visit site
Activity points
1,677
hi,

I want to have the cells which are in specific path in a text file . plz help :)
 

with the report_timing -cell argument or other you have all informations, net/cap/slew/delay added due to cell or net, and the cell name , and this could be redirected to a file.
After that you need a clever parser.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top