Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

design about Via Hole in ADS.............

Status
Not open for further replies.

Ferdy88

Junior Member level 1
Joined
Dec 26, 2010
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Roma, Italy
Activity points
1,402
Hi,
I am making the layout on microstrip for a design of a medium power amplifier at 2.14 GHz. I have a problem about the use of a via hole to provide the ground at my circuitry.
The via hole leads to a significant reduction in gain from 14 dB to 10 dB.
Is it possible?
I am using ADS and my substrate MSUB has: H = 1.52 mm, Er = 3, Mur = 1,
Cond = 1.0e+50, Hu = 1.0e+036 um, T = 35 um, Tand=0.001, Rough = 0 um.

I want to know what are the most suitable parameters for the via hole and where
to find the theory about the via hole.....
 
Last edited:

thats is good that you are simulating with Vias holes. it will reflect you all the problems before you make the PCB. the most important prarameters for the via is conductivity, height, diameter. you have not taken the realistic conductivity.

the Vias holes are adding an additional inductance to you circuit which is playing the major role in degrading the gain of your amplifier.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top