Default values of wire and reg in Verilog

Status
Not open for further replies.
S

sai_shashi

Junior Member level 3
Joined
Jan 20, 2017
Messages
25
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
240
Hi All,

I know that the default values of wire and reg in verilog are z and x respectively.

can someone tell me why it is so?

Thanks
shashi
 

Wires typically are used for 'connectivity'. Unconnected? z.
Regs typically are used for 'storage'. No value stored? x.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…