Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DDR4 pseudo open drain advantage

Status
Not open for further replies.

samyakgandhi

Newbie level 4
Newbie level 4
Joined
Apr 1, 2013
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,333
following are some analysis i made:

1)pure open drain configuration is capable of achieving low power by eliminating current flow while in logic 1 state, but at the same time it suffers reduction in speed of operation compared to push/pull configuration which is capable of driving both the ways.
2)to overcome the speed issue a weak pull up is added in the driver, while still incorporating the low power advantage by eliminating the vdd/2 termination as in push/pull config. such type of technology is termed as pseudo open drain technology(POD) and is used in ddr4 drivers.
3)now ddr4(POD cfg) operates at higher frequency than ddr3(push/pull cfg), so the amount of current to be pumped or drawn by the driver should be more to charge and discharge the load faster.
4)but the weak pull up in the POD cfg. will limit the amount of current.

so i am not able to figure how ddr4 is able to achieve higher speed with POD cfg. than ddr3 with pushpull cfg. ?

thanks,
waiting for a reply
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top