Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

DC power consumption in Class-E power amplifier design using ADS

Status
Not open for further replies.

eleka

Newbie level 1
Joined
Feb 23, 2015
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
12
I am trying to design a class-E power amplifier using ADS and using ideal elements (not transmission lines at this step), I have 2.8W DC power consumption while PAE is only 48%. The equation I use for DC power consumption is
Interpolated_Pdc=interpolate_y_vs_x(HB.Pdc,Pout_dBm,Desired_Pout_dBm,interpStepSize,interpType)
Pdc is
Pdc=real(Vs_high[0]*Is_high.i[0]+Vs_low[0]*Is_low.i[0])
which is multiplication of biasing (gate and drain) current a voltage.
Considering I'm using ideal elements, I can't find where's my fault... The above mentioned equations are correct or wrong? how can I solve this problem?

Thanks in advance!
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top