Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DC link capacitor ripple current

Status
Not open for further replies.

cupoftea

Advanced Member level 5
Joined
Jun 13, 2021
Messages
2,562
Helped
54
Reputation
108
Reaction score
111
Trophy points
63
Activity points
13,469
Hi,
We are doing a 500W SMPS, 115vac in, 28vout, 500wout, Trxformer 30:6
We have a 200kHz PFC feeding a DC link , which is drained by a Full Bidge at 250kHz. (125kHz single fet)

The Full Bridge has 1.8A of AC RMS input ripple current.
The PFC has 3A of AC RMS output ripple current.

We have a circuit to "push" the period of the Full Bridge "forward" by 500ns at a time, (every 30 seconds) so that overall, there is less total ripple current seen in the DC link capacitance.
(As opposed to synching PFC and FB to really reduce ripple)

What percentage reduction from maximum do you think we may achieve by this?
 

If you are going to do this, then set the PFC to 100kHz, and set the down converter to 200kHz with locked clocks, ( or 120 / 240 kHz if you prefer )

that way when the PFC fet turns off - hopefully the diode current will overlap with a fet being on, on the power stage, at every turn off.

This requires a minimum of added control to achieve ripple reduction in the storage caps, and once done - you don't need to think about it....
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top