There is no double patterning in TSMC 28nm. Cut Poly is meant to align narrow poly shapes (for short transistors) by cutting their width to the same size. I think it is needed by lithography process to neighboring poly shapes would have the same width.
Yes , its correct what Sergio told, TSMC 28nm is not using Double Pattern Lithography.But Cut masks are used only in DPL. Can you tell what exactly is the lithographic process used in TSMC 28nm.
Hm, so there is incoherence between DRD and layer usage document where I checked. But since there is no double patterning in TSMC28nm as far as I know, I would trust layer usage document and assume that in DRD is mistake in layer description.
Yup, Its mentioned as 'Double PO patterning' in DRD and 'Poly double cut' in Layer Usage Description file. Read the Design Rule Document it contains every info you wanted....
Cut poly is used to reduce cell spacing. Instead of following the regular DRC rules, by using cut poly, you can have a single poly shared between two devices with cut poly inserted in between, hence reducing the poly spacing rule requirement. I think TSMC will use this layer to chop off poly gates.
Cut poly is used to reduce cell spacing. Instead of following the regular DRC rules, by using cut poly, you can have a single poly shared between two devices with cut poly inserted in between, hence reducing the poly spacing rule requirement. I think TSMC will use this layer to chop off poly gates.
i got the concept you explained above, but still i have some doubts related to its usage
1. this layer is used in only standard cell layouts or can also be used in analog? or in analog we should follow min spacing between poly instead of going for CPO?
2. part under the CPO is not fabricated? or will it be chopped off after fabrication of poly?