Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
If what you meant is applying an input at the left side of R1 and check the output at the right side of R1, you get a low pass filter with DC gain of R2/(R1+R2). The pole (or cut-off frequency) should be -1/Req/C, where Req=R1*R2/(R1+R2).
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
