Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Custom Clock gating configuration using RTL Compiler

Status
Not open for further replies.
G

George_P

Member level 2
Joined
May 26, 2007
Messages
46
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Activity points
1,597
Hi,

I want to to configure RTL-Compiler (RC) to do the following while inserting clock gating:

- Calculate the "clock-enable" paths delays = dten
- For the enable paths that have a dten less than a threshold tthr, use library cell ICG1 and for the paths above tthr use library cell ICG2

Any idea if I can do that and how it's done? Does anyone know if Magma-Talus supports this?

Regards,
George
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top