Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have the following at the output of a PTAT and CTAT which are ok. The problem is that the mirrored current has an offset, which is further amplified when i double it at the output.
Your digital-trimmed cascode mirror has not one tap with
a dead match 1:1 ratio. Is the problem really a current
offset, or is it a current ratio problem? Seems to me like
the trim scheme is not ideal.
The L=40 mirror rack seems still prone to have lambda
error, why not a P cascode?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.