Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Current control for depletion FET

Status
Not open for further replies.
P

padpan

Junior Member level 1
Joined
Aug 2, 2006
Messages
19
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,281
Activity points
1,388
Hi,

I am designing a PA using self-biased configuration. The CS device is a depleted FET whose Vth may become negative over FAST process corner (even if the Vgs of the driver of the current mirror is zeroed the CS device will still be conducting significant current). Could anyone suggest a way to effectively control the current passing through the CS device?

Thanks in advance,
padpan
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top