Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

CTS Optimization Techniquies

Status
Not open for further replies.
M

manikanta.9332

Member level 3
Joined
Mar 29, 2012
Messages
62
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Banglore
Activity points
1,614
Hi all,


can any one tell me the what are the CTS Optimiztaion Techniquies?

Thanks.......
 

Buffer relocation, Gate sizing, Buffer insertion ( delay insertion), buffer sizing, gate relocation are some of the common CTS optimization techniques.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top