CPLD reprogramming of Xess board

Thread starter Al Farouk
Start date Sep 22, 2003

Status: Not open for further replies.

Sep 22, 2003

Al Farouk

Full Member level 4

I'm using Xess board, some of its FPGA chip are used during Prallel port programming so to use this pins as general I/O port the CPLD should be reprogrammed to change the Prallel port/FPGA interface. dos any one can help by which design the CPLD should be reprogrammed.

thanks

Status: Not open for further replies.

Similar threads

Z
I need some cheap Zynq FPGA Board.
- Started by Zerox100
- Feb 5, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
Development FPGA board with Gowin chip
- Started by FlyingDutch
- Dec 10, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
A
Memory (DDR) for image processing FPGA board application
- Started by aminpix
- Nov 29, 2023
- Replies: 9
PLD, SPLD, GAL, CPLD, FPGA Design
E
Evaluation board with 10 Gbps Ethernet
- Started by engr_joni_ee
- Aug 9, 2023
- Replies: 12
PLD, SPLD, GAL, CPLD, FPGA Design
R
problem of fpga
- Started by rllv24
- Mar 24, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design

CPLD reprogramming of Xess board

Al Farouk

Full Member level 4

Similar threads

Privacy & Transparency

Privacy & Transparency