Counting the position of ones

Thread starter ganeshmirajkar
Start date May 4, 2011

Status: Not open for further replies.

May 6, 2011

BradtheRad

Super Moderator

Staff member

FvM said:
Basically a good suggestion. But would need 64kx64 respectively 512 kByte of ROM. You'll have serious difficulties to meet the 266 MHz requirement.

The other suggestion is one of many possible sequential solutions. It's promising low resource usage, but only moderate speed. Unlike a fully parallel combinational design, it can't be pipelined without multiplying the resource count. It's unsuitable for high speed.

This is one of those problems that the engineering mentality likes to take on. It looks like it ought to have a quick and easy solution. Just a little more thinking outside the box should do it...

I'm learning new terminology from this discussion. Brainstorming is good.

Status: Not open for further replies.

Similar threads

E
The reason of Verilog signed math calculation error
- Started by EDA_hg81
- Sep 17, 2023
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
R
problem of fpga
- Started by rllv24
- Mar 24, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
[SOLVED] Verifying the CRC-16-CCITT calc
- Started by dpaul
- Mar 14, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
X
VHDL Testbench (Weird output in the simulation)
- Started by Xenon02
- Jan 21, 2024
- Replies: 18
PLD, SPLD, GAL, CPLD, FPGA Design
K
explanation of how to translate C code into verilog
- Started by keikaku
- Mar 5, 2024
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design

Counting the position of ones

BradtheRad

Super Moderator

Similar threads

Privacy & Transparency

Privacy & Transparency