Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Count limiting circuit

Status
Not open for further replies.
darrenbkl said:
ivanljh said:
Hi… I thought what we want to achieve is “when the binary output from the counter in the same as the binary number set with the switches the output of the comparator will go high”? So lets say the output at Q0 and SW1 is set to ‘low’, we won’t be able to get a ‘high’ at its output.

you are using XNOR gate,when the inputs are the same,output is HIGH.

DOH! You are right. I completely missed the 0=0 stated, even as I did thew truth table:

The logic output of the XOR + Inverter is:

A B C
0 0 1 True (invalid) ...not invalid :(
0 1 0
1 0 0
1 1 1 True

Ken
 

hi everyone,]
i am also working in the same circuit,can you give some help on this topic,
i am doin mod 4 for the counter
 

Hey hi.
I need help in this project too.
can anyone of you help me?
 

Hello! i need my car to move up to 8 stations and reverse after that. It has to display number of stations it passes on the Display. and count down when reversing back to 0. Your help is greatly appreciated. Thanks a lot.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top