Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

conversion error please help?????

Status
Not open for further replies.

hastnagri

Newbie level 4
Joined
May 8, 2011
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,351
conversion gives error code is
stdtst.vhd
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

package intest is
subtype bits is std_logic_vector(7 downto 0);
function bconv(bits: std_logic_vector) return integer;
end package intest;

package body intest is
function bconv(bits: in std_logic_vector) return integer is
variable result : integer;
begin
-- result:= std_logic_vector(unsigned(bits,8));
result := to_integer(unsigned(bits));
return result;
end function bconv;
end package body intest;
it compile very well but problem is in second file
stdtstm.vhd
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.intest.all;

entity test is
port (inbits : in std_logic_vector;
res: out std_logic_vector);
end entity test;
architecture bev of test is
begin
pr: process is
variable temp: integer :=0;
begin
temp := bconv(inbits);
res<= std_logic_vector(unsigned(temp,integervalue));-- integervalue is 8;
end architecture bev;

std_logic_vector(unsigned(temp,integervalue)); gives error;
i use integervalue here because my browser convert it to smily face like 8)
 

Attachments

  • mode.PNG
    mode.PNG
    67.3 KB · Views: 48

What is integervalue? I don't see a declaration.
 

"to_unsigned()" is the function you want. "unsigned()" only takes 1 argument.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top